

**ABSTRACT OF THE DISCLOSURE**

A method and apparatus for simultaneously accessing multiple array blocks in a static random access memory (SRAM) device. During testing of the SRAM device, each memory cell in each memory array block is accessed to ensure proper functionality. By  
5 providing logic gates on each SRAM device, the testing can be accelerated by writing to multiple array blocks at the same time, rather than in series.